A highly parallel SAD architecture for motion estimation in HEVC encoder

Faculty Engineering Year: 2014
Type of Publication: ZU Hosted Pages: 4
Authors:
Ahmed Medhat Mohamed Monir Abdulsalam
Journal: Circuits and Systems (APCCAS), 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 2014 IEEE Asia Pacific Conference on Volume:
Keywords : , highly parallel , architecture , motion estimation , HEVC    
Abstract:
The high computational cost of the motion estimation module in the new HEVC standard raises the need for efficient hardware architectures that can meet the real-time processing constraint. In addition, targeting HD and UHD resolutions incre
    
     
 
       

Author Related Publications

  • Ahmed Medhat Mohamed Monir Abdulsalam, "Fast center search algorithm with hardware implementation for motion estimation in HEVC encoder", Electronics, Circuits and Systems (ICECS), 2014 21st IEEE International Conference on, 2014 More

Department Related Publications

  • Hanaa Shaker Abdelbaset Ali, "Performance Evaluation of A Novel IMS-based Architecture for LTE-WIMAX-WLAN Interworking", IEEE, 2015 More
  • Omar Zakaria Zenati Najjar , "Enhanced digital predistorter based on normalized least mean square and particle swarm optimization algorithms", IEEE, 2017 More
  • Mohamed Sharaf Ismail Sayed , "Efficient Low-Power Digital Baseband Transceiver for IEEE 802.15.6 Narrowband Physical Layer", IEEE, 2018 More
  • Walid Saber Abdelaleem Ibrahiem Eldeeb, "Analysis of the Nonlinear Impairments on the DWDM Optical Communication Systems", The Egyptian International Journal of Engineering Sciences and Technology, 2016 More
  • Rania Ahmed Elsayed Ahmed Mansour Khalifa, "A Hierarchical Deep Learning-Based Intrusion Detection Architecture for Clustered Internet of Things", MDPI, 2022 More
Tweet