A highly parallel SAD architecture for motion estimation in HEVC encoder

Faculty Engineering Year: 2014
Type of Publication: ZU Hosted Pages: 4
Authors:
Journal: Circuits and Systems (APCCAS), 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 2014 IEEE Asia Pacific Conference on Volume:
Keywords : , highly parallel , architecture , motion estimation , HEVC    
Abstract:
The high computational cost of the motion estimation module in the new HEVC standard raises the need for efficient hardware architectures that can meet the real-time processing constraint. In addition, targeting HD and UHD resolutions incre
   
     
 
       

Author Related Publications

  • Ahmed Medhat Mohamed Monir Abdulsalam, "Fast center search algorithm with hardware implementation for motion estimation in HEVC encoder", Electronics, Circuits and Systems (ICECS), 2014 21st IEEE International Conference on, 2014 More

Department Related Publications

  • Abdelhamied Abdelmoniem Mohamed Shalan, "Design and Analysis of Wiudeband Antenna with Application to Ground Penetrasting Radar System", لايوجد, 1900 More
  • Abdelhamied Abdelmoniem Mohamed Shalan, "Multifilar- Curl Antenna", لايوجد, 1900 More
  • Abdelhamied Abdelmoniem Mohamed Shalan, "Multiple Loading of Wire Scatterers for Multi-directin Zero Backscattering", لايوجد, 1900 More
  • Abdelhamied Abdelmoniem Mohamed Shalan, "Study The Effects of Electromagnetic Band-Gap (EBG) Substrate on Two Patches Microstrip Antenna", لايوجد, 1900 More
  • Abdelhamied Abdelmoniem Mohamed Shalan, "Peak Power Reduction of OFDM Signals Using Trigonometric Transforms", لايوجد, 1900 More
Tweet