A highly parallel SAD architecture for motion estimation in HEVC encoder

Faculty Engineering Year: 2014
Type of Publication: ZU Hosted Pages: 4
Authors:
Ahmed Medhat Mohamed Monir Abdulsalam
Journal: Circuits and Systems (APCCAS), 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 2014 IEEE Asia Pacific Conference on Volume:
Keywords : , highly parallel , architecture , motion estimation , HEVC    
Abstract:
The high computational cost of the motion estimation module in the new HEVC standard raises the need for efficient hardware architectures that can meet the real-time processing constraint. In addition, targeting HD and UHD resolutions incre
    
     
 
       

Author Related Publications

  • Ahmed Medhat Mohamed Monir Abdulsalam, "Fast center search algorithm with hardware implementation for motion estimation in HEVC encoder", Electronics, Circuits and Systems (ICECS), 2014 21st IEEE International Conference on, 2014 More

Department Related Publications

  • Walid Saber Abdelaleem Ibrahiem Eldeeb, "Analysis of the Nonlinear Impairments on the DWDM Optical Communication Systems", The Egyptian International Journal of Engineering Sciences and Technology, 2016 More
  • Ahmed Reda Abdelmouniem Mohamed, "Realization of a resistor-less CMOS super capacitor-multiplier using modified-current conveyors", Elsevier, 2025 More
  • Saleh Ibrahiem Saied Saleh, "Performance evaluation of UFMC-based VLC systems using a modified SLM technique", Polish Academic of Sciences (PAS), 2021 More
  • Rania Ahmed Elsayed Ahmed Mansour Khalifa, "Performance Enhancement of Indoor Cellular Visible Light Communication through Cell Size and Wavelength Reuse Pattern", Springer Nature, 2023 More
  • Rania Ahmed Elsayed Ahmed Mansour Khalifa, "Dual-Band Millimeter-Wave Circularly Polarized Antenna for Mobile Communications", IEEE, 2022 More
Tweet